

C project setup, compilation and startup based on GCC

Primoz Alic (Jan 2019)







Goal

```
SingleFile.c ₽ X
                                                        Memory
                                                                                                       ↔ ×
  8
                                                          Area: Virtual V Address: 0x00000001000010C
                                                                                                  HEX
  9
        unsigned int Fibonacci (unsigned int n)
                                                                               CO 03 5F D6 FF 83 00 D1
                                                         0000'0000'1000'0100
 10
      □ {
                                                         0000'0000'1000'0108
                                                                               EO OF OO B9 FF 1F OO B9
 11
          unsigned int nF0 = 0:
                                                         0000'0000'1000'0110
                                                                               20 00 80 52 E0 1B 00 B9
 12
          unsigned int nFib = 1;
                                                         0000'0000'1000'0118
                                                                               FF 17 00 B9 0C 00 00 14
 13
          for (unsigned int i = 0; i \le n; ++i)
 14
                                                         0000'0000'1000'0120
                                                                               E1 1F 40 B9 E0 1B 40 B9
                                                         0000'0000'1000'0128
                                                                               20 00 00 0B E0 1F 00 B9
 15
            nF0 += nFib;
                                                         0000'0000'1000'0130
                                                                               E1 1F 40 B9 E0 1B 40 B9
            nFib = nF0 - nFib;
 16
                                                         0000'0000'1000'0138
                                                                               20 00 00 4B E0 1B 00 B9
 17
                                                         0000'0000'1000'0140
                                                                               EO 17 40 B9 00 04 00 11
 18
          return nFib:
                                                         0000'0000'1000'0148
                                                                               EO 17 00 B9 E1 17 40 B9
 19
                                                          0000'0000'1000'0150
                                                                               EO OF 40 B9 3F 00 00 6B
 20
                                                                   1000'0158
                                                                               49 FE FF 54 EO 1B 40 B9
 21
        int g nCounter = 0;
                                                                      00'0160
                                                                               FF 83 00 91 C0 03 5F D6
 22
                                                         0000'0000
                                                                        '0168
                                                                               FF 83 00 D1 E0 OF 00 B9
 23
        unsigned char g abyAccBPTest[8];
                                                         0000'0000'
                                                                         0170
                                                                               EO OF 40 B9 1F 1C 00 71
 24
 25
                                                         0000'0000'1
                                                                         0178
                                                                               48 02 00 54 00 00 00 90
        void TestAccBP(int n)
                                                         0000'0000'10
                                                                         1180
 26
      ⊟ {
                                                                               01 CO OD 91 EO OF 80 B9
                                                         0000'0000'10
                                                                         1188
                                                                               20 68 60 38 E0 7F 00 39
                                                                                                       * ×
Disassembly
                        Fibonacci + 0x8
Address
                       Data
                                  Disassembly
                                  Fibonacci
  0000'0000'1000'0104 FF8300D1
                                  SUB
                                            SP, SP, #0x0020, LSL #0x00
  0000'0000'1000'0108 E00F00B9
                                  STR
                                            WO, [SP, #0x000C]
                                  unsigned int nF0 = 0:
0000'0000'1000'010C FF1F00B9
                                  STR
                                            WSP, [SP, #0x001C]
                                  unsigned int nFib = 1;
  0000'0000'1000'0110 20008052
                                  MOVZ
                                            W0, #0x0001, LSL #0x00
  0000'0000'1000'0114 E01B00B9
                                  STR
                                            WO, [SP, #0x0018]
                                  for (unsigned int i = 0; i \le n; ++i)
  0000'0000'1000'0118 FF1700B9
                                  STR
                                            WSP, [SP, #0x0014]
  0000'0000'1000'011C 0C000014
                                             0x000000001000014C
                                  nFO += nFib:
  0000'0000'1000'0120 E11F40B9
                                  LDR
                                            W1, [SP, #0x001C]
  0000'0000'1000'0124 E01B40B9
                                  LDR
                                            WO, [SP, #0x0018]
  0000'0000'1000'0128 2000000B
                                  ADD
                                            W0, W1, W0, LSL #0x00
  0000'0000'1000'012C E01F00B9
                                  STR
                                            WO, [SP, #0x001C]
                                  nFib = nF0 - nFib:
  ODDO TODO TODO TODO TODO TODO
                                 IDR
                                            W1 [SP #nxnn1c]
```













Stage I. COMPILING






Build Stage I.





Stage II.

Example:
3 object files,
each from one
source file






Stage II.


Alternative

ARCHIVING






Stage III.





- Multiple purpose executables (compiling: gcc, ar, ld... utilities: objcopy...)
- Multiple levels of executables (similar file names)
- Top executable calls other executables
- Use executables from topmost **bin** folder
- Use -pipe to avoid temp files for executables internal data propagation (useful for parallel compilation)
- Cross-compilation means compiling on one architecture for other architecture (e.g. on x86 for ARM)
- File names in form of: architecture-os-calling convention, e.g. arm-none-eabi; none means no OS support and not not eabi (eabi: Embedded Application Binary Interface)
- Documents usually deep under share subfolder (USE THEM!)
- Single file compile:
 - gcc.exe -march=armv7-m -mthumb -mfpu=vfp -Wimplicit -g3 -00 -c -o<out_path> <in_path>
- Link:
 - gcc.exe -march=armv7-m -mthumb -mfpu=vfp -nostartfiles
 -Wl,--script=E:\Project\LinkerScript.lnk,--output=<out_path> -nostdlib -nodefaultlibs
 -fno-exceptions <obj_in_path>... <lib_path>...
- Single file preprocess only:
 qcc.exe -P -E -o<out_path> <in_path>



-march=armv7-m Generate instructions for Cortex M3 or M4 device. -mthumb Generate architecture Thumb instructions (Thumb2 for armv7-m). Floating point ABI (with -mfloat-abi=hard/soft - soft by -mfpu=vfp default). Use standard input/output to transfer data between stages. Force C language (capital '.C' file can be compiled as C++). Generate most debug info. **-0**0 Don't optimize (others: 0, 1, 2, 3, s, fast, g). Stop after compilation. Warn when calling undeclared function. -Wimplicit -ffunction-sections Put each function in own .text section. **-D**SOME_SYMBOL Define 'SOME_SYMBOL' for preprocessor (e.g. _DEBUG). -IE:\Path\To\Folder\With\Include\Files Include path when looking for included files (#include "File.h"). -oE:\Project\Debug\Output\File.o Where to put generated object file. E:\Path\To\Source\File.c Source file to compile.



Ç-H-C

```
main.c

void main()
{
}
```

Compiles and links.

```
main.c

void main()
{
   SomeCall();
}
```

Compiles with warning (implicit function are understood as *int* returning functions without parameters). DOESN'T LINK! Linker can't find *SomeCall* symbol.

```
main.c

void SomeCall();

void main()
{
    SomeCall();
}
```

Compiles without warning – function declared. Still does not link.

```
main.c

void SomeCall();

void main()
{
    SomeCall();
}

//TODO:
    //my impl here
}
```

Compiles and links.

Notice no #include.




--march=armv7-m Use libraries for Cortex M3 or M4 device. -mthumb Use architecture Thumb libraries (Thumb2 for armv7-m). -mfpu=vfp Floating point library (with -mfloat-abi=hard/soft soft by default). Use standard input/output to transfer data between stages. -nostartfiles Don't add any startup code. **-L**E:\Path\To\Some\Folder\With\Libs Consider the folder when searching for libraries. Comma separated list of linker specific options will follow: --WI. --output=E:\Project\Debug\Output.out, Where to create final output file. -Map=E:\Project\Debug\Output.map, Where to create map file. --script=E:\Project\LinkerScript.lnk, Additional link options. Remove unreferenced section. --qc-sections Only use specified libs (-I). -nostdlib -nodefaultlibs Don't use any default libs automatically. Throwing/catching is not used. -fno-exceptions 13 Link with 'libSomeLib.a'. - SomeLib




C-H-C

Can have multiple Implementations, but linked with only one at the time.



SwitchLED(bool bOn) is good practical example. Some library code calls this function to report status. On one type of HW this function is implemented in a file specific to that HW. Implementation is aware of GPIO registers and pin configuration. Same library can run on other type of HW where SwitchLED is implemented in the other source file specific to different HW. HW specific implementations are usually called HAL (Hardware Abstraction Layer), also simply drivers.



```
main.c

typedef struct _SSomeStruct
{
   char m_chMember;
}SSomeStruct;

void SomeCall(SSomeStruct *psSS);

SSomeStruct g_sSS;

void main()
{
   SomeCall(&g_sSS);
}
```

```
MySomeImpl.c

typedef struct _SSomeStruct
{
    char m_chMember;
}SSomeStruct;


void SomeCall(SSomeStruct *psSS)
{
    //TODO:
    //my impl here
}
```


```
YourSomeImpl.c

typedef struct _SSomeStruct
{
    char m_chMember;
}SSomeStruct;

void SomeCall(SSomeStruct *psSS)
{
    //TODO:
    //your impl here
}
```

```
Some.h
#ifndef SOME H
#define SOME H
typedef struct SSomeStruct
  char m chMember;
}SSomeStruct;
void SomeCall(SSomeStruct *psSS);
#endif
```





```
main.i
typedef struct _SSomeStruct
 char m chMember;
}SSomeStruct;
void SomeCall(SSomeStruct *psSS);
SSomeStruct g_sSS;
void main()
 SomeCall(&g sSS);
```

```
MySomeImpl.i
typedef struct _SSomeStruct
  char m chMember;
}SSomeStruct;
void SomeCall(SSomeStruct *psSS);
void SomeCall(SSomeStruct *psSS)
  //my impl here
```


```
YourSomeImpl.i
typedef struct SSomeStruct
  char m chMember;
}SSomeStruct;
void SomeCall(SSomeStruct *psSS);
void SomeCall(SSomeStruct *psSS)
 //your impl here
```




Name	Date modified	Туре	Size
Build.bat	27/11/2019 16:00	Windows Batch File	1 KB
main.c	21/10/2019 14:05	C File	4 KB
MySomeImpl.c	21/10/2019 14:05	C File	2 KB



Linker file memory layout







Linker file sections layout


```
Compiler output
Start of
                     SECTIONS
                                                                                                   section name emitted
memory layout
                                                                                                   by compiler.
description.
                         text out :
                                                     /* Code goes into ROM_*/
                             KEEP(*(.isr vector))/* Startup code */
Made up
                             *(.text*)
                                                     /* All text sections */
                                                                                                   Code example shows
name for
                             _etext = _;
                                                     /* Code ends here */
                                                                                                   how to make custom
linker
                          >ROM
                                                           Current address.
                                                                                                   sections.
output
                        .rodata out :
section.
                                                            nstant data goes into ROM */
                                                           Made up symbol.
                              . = ALIGN(4);
Place input
                             *(.rodata*)
                                                           11 read only sections (constants, strings etc.) */
section here and
do not move or
                                                                                                                Align
                             . = ALIGN(4);
remove for
                             sidata = .;
                                                     /* Values for initialized data go here */
                                                                                                                current
optimization.
                                                                                                                address.
                        } > ROM
                                                                                                                skip bytes
                                                                                                                if needed.
                         data out :
                                                     /* Initialized data sections goes into RAM */
Initialized global
variables
                         _sdata = .;
                                                     /* Initialized data starts here */
section.
                         *(.data*)
                                                     /* All initialized data sections */
                             . = ALIGN(4);
                         edata = .;
                                                      /* Initialized data ends here */
                        }→RAM AT> ROM
                                                     /* Loaded in ROM */
Accessed at
                        .bss out :
                                                      /* Uninitialized data section follows in RAM */
addresses in
RAM.
                            \cdot = ALIGN(4);
                         _sbss = .;
                                                     /* Uninitialized (zero initialized) data starts here */


\( * All zero initialized data sections (e.g. int n=0;) */
\( * All zero initialized data sections (e.g. int n=0;) */
\( * All zero initialized data sections (e.g. int n=0;) */
\( * All zero initialized data sections (e.g. int n=0;) */
\( * All zero initialized data sections (e.g. int n=0;) */
\)

                        *(.bss*)
Uninitialized
                                                     /* All Uninitialized data sections (e.g. int n;) */
                        *(COMMON)
alobal
                           . = ALIGN(4);
variables
                        ebss = .;
                                                     /* Uninatialized (zero initialized) data ends here */
section.
                        } >RAM
                                            But initial values stored in ROM, at _sidata.
```



Final layout







```
Name
                 Origin
                                      Length
                                                          Attributes
ROM
                 0x00000000
                                      0x00020000
                                                          xr
RAM
                 0x10000000
                                      0x00008000
                                                          xrw
*default*
                 0x00000000
                                      0xffffffff
Linker script and memory map
                0x10008000
                                            _{estack} = ((ORIGIN (RAM) + 0x8000))
.text_out
                0x00000000
                                  0x7c
 *(.isr_vector)
                                   0x8 .\Debug\main.o
 .isr_vector
                0x00000000
                0x00000000
                                            g_adwVectors
 *(.text*)
 .text
                0x00000008
                                  0x60 .\Debug\main.o
                0x00000008
                                            main
                0x00000018
                                            reset
                0x00000068
                                  0x14 .\Debug\some.o
 .text
                0x00000068
                                            SomeCall
                0x0000007c
                                            _etext = .
.rodata_out
                0x0000007c
                                   0x0
                                            . = ALIGN (0x4)
                0x0000007c
 *(.rodata*)
                0x0000007c
                                            . = ALIGN (0x4)
                                            _sidata = .
                0x0000007c
.data_out
                0x10000000
                                   0x4 load address 0x0000007c
                0x10000000
                                            _sdata = .
 *(.data*)
 .data
                0x10000000
                                   0x4 .\Debug\main.o
                0x10000000
                                            g_nVar0
                                   0x0 .\Debug\some.o
 .data
                0x10000004
                0x10000004
                                            . = ALIGN (0x4)
                0x10000004
                                            _edata = .
.bss_out
                0x10000004
                                   0x4 load address 0x00000080
                0x10000004
                                            . = ALIGN (0x4)
                0x10000004
                                            _{\sf sbss} = .
 *(.bss*)
                                   0x0 .\Debug\main.o
 .bss
                0x10000004
 .bss
                0x10000004
                                   0x0 .\Debug\some.o
 *(COMMON)
 COMMON
                                   0x1 .\Debug\main.o
                0x10000004
                0x10000004
                                            g_sSS
                0x10000008
                                            . = ALIGN (0x4)
 *fill*
                                   0x3
                0x10000005
                0x10000008
                                            _{\sf ebss} = .
```



Cortex-R, Cortex-A and older ARM cores start by executing directly from address 0x00000000 instead of first reading the start address from address 0x00000004.

How would .isr_vector code look like for those?

TIP: BL is the assembler instruction for branch on ARM. But you don't need it.