

## MiMo - Mikroprogramska shema kontrolne enote v0.4

Naslov/ signal	Kontrolni (»Control«) ROM 256x32bitov (23 izkoriščenih)															Oznaka/ op.koda:	Ukaz, Mikroukaz	Opis vsebine mikroprograma			Odločitveni (»Decision«) ROM 256x16bitov	
	1	2	1	2	2	1	1	1	1	2	2	1	2	4	true 8bit	false 8bit		Opis operacije, mikroukaza				
	swrite	dataset	indexsel	cond	regsrc	imload	irload	dwrite	pload	pcsel	addrsel	datawrite	op2sel	aluop	...	Opis operacije, mikroukaza						
0							1			0					fetch:	IR<-M[PC]	IR<-M[PC], goto [1]		1	1	Odločitveni (»Decision«) ROM 256x16bitov	
1		1						1	0							PC<-PC+1	PC<-PC+1, goto »Opcode+2«		2	2	Odločitveni (»Decision«) ROM 256x16bitov	
2			2		1										0:	ADD Rd,Rs,Rt	ALU ADD oper.on Rd,Rs,Rt, goto fetch:		0	0	Odločitveni (»Decision«) ROM 256x16bitov	
42 0x2a				1					0						40:	JNEZ Rs,immed	immed<-M[PC], goto [0x82]		82	82	Odločitveni (»Decision«) ROM 256x16bitov	
65 0x41						1			0						63:	LI Rd,Immed	Rd <-M[PC] goto pcincr:		84	84	Odločitveni (»Decision«) ROM 256x16bitov	
67 0x43						1			0						65:	SW Rd,immed	immed<-M[PC], goto [0x83]		83	83	Odločitveni (»Decision«) ROM 256x16bitov	
130 0x82			2							2	1				JNEZ Rs,immed	ALU:SUB Rs-0, if Zero then pcincr: else jump:		84	85	Odločitveni (»Decision«) ROM 256x16bitov		
131 0x83	1								1	1					SW Rd,immed	Addr=immed ,Rd->M[immed]; goto pcincr:		84	84	Odločitveni (»Decision«) ROM 256x16bitov		
132 0x84							1							pcincr:	PC++, goto fetch:	PC<-PC+1, goto fetch:		0	0	Odločitveni (»Decision«) ROM 256x16bitov		
133 0x85							1	1						jump:	PC<-immed, goto fetch:	immed->PC, Addr=immed, goto fetch:		0	0	Odločitveni (»Decision«) ROM 256x16bitov		

**dataset:**    **regsrc:**    **pcsel:**    **addrsel:**    **op2sel:**    **aluop:**    **cond:**  
 0..PC      0..DBus      0..PC+1      0..PC      0..Treg      0..+      0..C  
 1..Dreg     1..IMM      1..IMM      1..IMM     1..IMM     1..-      1..C or Z  
 2..Treg     2..ALU      2..PC+IMM    2..ALU     2.."0"    2..\*      2..Z  
 3..ALU     3..Sreg      3..Sreg      3..Sreg     3.."1"    3../      3..N

Format 1:


Op.koda	Treg	Sreg	Dreg
7	3	3	3

v 0.4


Format 2:

Format 1 + 16-bitni tak. operand

## MiMo - Microprogrammed CPU Model v0.4a or R2015



## Microcode Control Unit



## ***Spisek in opis podprtih ukazov v zbirniku***

<b><i>add Rd,Rs,Rt (0)</i></b>	Rd <- Rs + Rt	PC <- PC + 1	<b><i>asr Rd,Rs,Rt (13)</i></b>	Rd <- Rs >> Rt (filled bits are the sign bit)	PC <- PC + 1	<b><i>lsli Rd,Rs,immed (26)</i></b>	Rd <- Rs << immed	PC <- PC + 2
<b><i>sub Rd,Rs,Rt (1)</i></b>	Rd <- Rs - Rt	PC <- PC + 1	<b><i>rol Rd,Rs,Rt (14)</i></b>	Rd <- Rs rolled left by Rt bits	PC <- PC + 1	<b><i>lsri Rd,Rs,immed (27)</i></b>	Rd <- Rs >> immed	PC <- PC + 2
<b><i>mul Rd,Rs,Rt (2)</i></b>	Rd <- Rs * Rt	PC <- PC + 1	<b><i>ror Rd,Rs,Rt (15)</i></b>	Rd <- Rs rolled right by Rt bits	PC <- PC + 1	<b><i>asri Rd,Rs,immed (28)</i></b>	Rd <- Rs >> immed (filled bits are the sign bit)	PC <- PC + 2
<b><i>div Rd,Rs,Rt (3)</i></b>	Rd <- Rs / Rt	PC <- PC + 1	<b><i>addi Rd,Rs,immed (16)</i></b>	Rd <- Rs + immed	PC <- PC + 2	<b><i>rol1 Rd,Rs,immed (29)</i></b>	Rd <- Rs rolled left by immed bits	PC <- PC + 2
<b><i>rem Rd,Rs,Rt (4)</i></b>	Rd <- Rs % Rt	PC <- PC + 1	<b><i>subi Rd,Rs,immed (17)</i></b>	Rd <- Rs - immed	PC <- PC + 2	<b><i>rori Rd,Rs,immed (30)</i></b>	Rd <- Rs rolled right by immed bits	PC <- PC + 2
<b><i>and Rd,Rs,Rt (5)</i></b>	Rd <- Rs AND Rt	PC <- PC + 1	<b><i>muli Rd,Rs,immed (18)</i></b>	Rd <- Rs * immed	PC <- PC + 2	<b><i>addc Rd,Rs,Rt,immed (31)</i></b>	Rd <- Rs + Rt	if carry set, PC <- immed else PC <- PC + 2
<b><i>or Rd,Rs,Rt (6)</i></b>	Rd <- Rs OR Rt	PC <- PC + 1	<b><i>divi Rd,Rs,immed (19)</i></b>	Rd <- Rs / immed	PC <- PC + 2	<b><i>subc Rd,Rs,Rt,immed (32)</i></b>	Rd <- Rs - Rt	if carry set, PC <- immed else PC <- PC + 2
<b><i>xor Rd,Rs,Rt (7)</i></b>	Rd <- Rs XOR Rt	PC <- PC + 1	<b><i>remi Rd,Rs,immed (20)</i></b>	Rd <- Rs % immed	PC <- PC + 2	<b><i>jeq Rs,Rt,immed (33)</i></b>	if Rs == Rt, PC <- immed else PC <- PC + 2	
<b><i>nand Rd,Rs,Rt (8)</i></b>	Rd <- Rs NAND Rt	PC <- PC + 1	<b><i>andi Rd,Rs,immed (21)</i></b>	Rd <- Rs AND immed	PC <- PC + 2	<b><i>jne Rs,Rt,immed (34)</i></b>	if Rs != Rt, PC <- immed else PC <- PC + 2	
<b><i>nor Rd,Rs,Rt (9)</i></b>	Rd <- Rs NOR Rt	PC <- PC + 1	<b><i>ori Rd,Rs,immed (22)</i></b>	Rd <- Rs OR immed	PC <- PC + 2	<b><i>jgt Rs,Rt,immed (35)</i></b>	if Rs > Rt, PC <- immed else PC <- PC + 2	
<b><i>not Rd,Rs (10)</i></b>	Rd <- NOT Rs	PC <- PC + 1	<b><i>xori Rd,Rs,immed (23)</i></b>	Rd <- Rs XOR immed	PC <- PC + 2	<b><i>jle Rs,Rt,immed (36)</i></b>	if Rs <= Rt, PC <- immed else PC <- PC + 2	
<b><i>lsl Rd,Rs,Rt (11)</i></b>	Rd <- Rs << Rt	PC <- PC + 1	<b><i>nandi Rd,Rs,immed (24)</i></b>	Rd <- Rs NAND immed	PC <- PC + 2	<b><i>jlt Rs,Rt,immed (37)</i></b>	if Rs < Rt, PC <- immed else PC <- PC + 2	
<b><i>lsr Rd,Rs,Rt (12)</i></b>	Rd <- Rs >> Rt	PC <- PC + 1	<b><i>nori Rd,Rs,immed (25)</i></b>	Rd <- Rs NOR immed	PC <- PC + 2			

**jge Rs,Rt,immed (38)**  
if Rs >= Rt, PC <- immed else PC <- PC + 2

**jeqz Rs,immed (39)**  
if Rs == 0, PC <- immed else PC <- PC + 2

**jnez Rs,immed (40)**  
if Rs != 0, PC <- immed else PC <- PC + 2

**jgtz Rs,immed (41)**  
if Rs > 0, PC <- immed else PC <- PC + 2

**jlez Rs,immed (42)**  
if Rs <= 0, PC <- immed else PC <- PC + 2

**jltz Rs,immed (43)**  
if Rs < 0, PC <- immed else PC <- PC + 2

**jgez Rs,immed (44)**  
if Rs >= 0, PC <- immed else PC <- PC + 2

**jmp immed (45)**  
PC <- immed

**beq Rs,Rt,immed (46)**  
if Rs == Rt, PC <- PC + immed else PC <- PC + 2

**bne Rs,Rt,immed (47)**  
if Rs != Rt, PC <- PC + immed else PC <- PC + 2

**bgt Rs,Rt,immed (48)**  
if Rs > Rt, PC <- PC + immed else PC <- PC + 2

**ble Rs,Rt,immed (49)**  
if Rs <= Rt, PC <- PC + immed else PC <- PC + 2

**blt Rs,Rt,immed (50)**  
if Rs < Rt, PC <- PC + immed else PC <- PC + 2

**bge Rs,Rt,immed (51)**  
if Rs >= Rt, PC <- PC + immed else PC <- PC + 2

**beqz Rs,immed (52)**  
if Rs == 0, PC <- PC + immed else PC <- PC + 2

**bnez Rs,immed (53)**  
if Rs != 0, PC <- PC + immed else PC <- PC + 2

**bgtz Rs,immed (54)**  
if Rs > 0, PC <- PC + immed else PC <- PC + 2

**blez Rs,immed (55)**  
if Rs <= 0, PC <- PC + immed else PC <- PC + 2

**bltz Rs,immed (56)**  
if Rs < 0, PC <- PC + immed else PC <- PC + 2

**bgez Rs,immed (57)**  
if Rs >= 0, PC <- PC + immed else PC <- PC + 2

**br immed (58)**  
PC <- PC + immed

# Register 7 is used as the stack pointer. It points at the most-recently  
# pushed value on the stack. M[ ] means the memory cell  
at the location  
# in the brackets.

**jsr immed (59)**  
R7--  
M[R7] <- PC + 2, i.e. skip the current 2-word instruction  
PC <- immed

**rts (60)**  
PC <- M[R7]  
R7++

**inc Rs (61)**  
Rs <- Rs + 1  
PC <- PC + 1

**dec Rs (62)**  
Rs <- Rs - 1  
PC <- PC + 1

**li Rd,immed (63)**  
Rd <- immed  
PC <- PC + 2

**lw Rd,immed (64)**  
Rd <- M[immed]  
PC <- PC + 2

**sw Rd,immed (65)**  
M[immed] <- Rd  
PC <- PC + 2

**lwi Rd,Rs,immed (66)**  
Rd <- M[Rs+immed]  
PC <- PC + 2

**swi Rd,Rs,immed (67)**  
M[Rs+immed] <- Rd  
PC <- PC + 2

**push Rd (68)**  
R7--  
M[R7] <- Rd  
PC <- PC + 1

**pop Rd (69)**  
Rd <- M[R7]  
R7++  
PC <- PC + 1

**move Rd,Rs (70)**  
Rd <- Rs  
PC <- PC + 1

**clr Rs (71)**  
Rs <- 0  
PC <- PC + 1

**neg Rs (72)**  
Rs <- -Rs  
PC <- PC + 1

**lwri Rd,Rs,Rt (73)**  
Rd <- M[Rs+Rt]  
PC <- PC + 1

**swri Rd,Rs,Rt (74)**  
M[Rs+Rt] <- Rd  
PC <- PC + 1