


3.2 MiMo - model CPE

ponedeljek, 02. november 2020 17:37


Značilnosti :

- pomnilniška beseda *16 bitov*
- pomnilniški naslov *16 bitov*
- dolžina ukazov 16 ali 32 bitov (2 formata)
 - Format 1 : (primer **ADD R1,R2,R3** # R1<-R2+R3, R1=Dreg, R2=Sreg, R3=Treg)

FORMAT 1:



FORMAT 2:




- registri: *8 x 16b R0-R7*
 - 8x 16bitnih splošno namenskih registrov R0-R7
- operandi (pomnilniški dostopi) *5x 16b*
- pomnilniško preslikan vhod/izhod
- prekinitve *NI!*

MiMo temelji na tem viru: <http://minnie.tuhs.org/Programs/UcodeCPU/index.html>

3.2.1 Izvrševanje ukazov



ponedeljek, 02. november 2020


17:42



- BRANJE UKAZA
- DEKODIRANJE —
- PRENOS OPERANDOV
- IZVEDBA OPERACIJE (ALE)
- SHRANITEV REZULTATA
- OBNOVITEV PC

nonedeliek, 02. november 2020 17:42


$$KE$$





IZHODI:

• 16b REZULTAT: ALUOUT

• ZASTAVICE: C, Z, N

KONTROLN. SIG. : OP2SEL (2b) → DOLŮČI 2. OPERAND

• ALU OP (4b) → DOLŮČI OPERACIJO



PRIMERI:

ADD R_D, R_S, R_T

ALU OP = 0 (4)

OP2SEL = TREG


JNEZ R_S, IMMED

R_S = 0 : ALU OP = 1 (-)

R_S = 0 = ? OP2SEL = "0"

REG. EVOL. · 3x16BITU!

VHODI: 16BITU!



KONTROL.SIGNALI: REGSRC

PRIMERI:

ADD R_D, R_S, R_T
DSEL SSEL TSEL


REGSRC = ALUOUT
DWRITE = 1

MOV R_D, R_S


REGSRC = SREG
DWRITE = 1

⑥ LI R_D, IMMED (PRENOS TAK. OP. V R_D)

REGSRC = DATABUS
DWRITE = 1
ADDRSEL = PC





VHDL:



KONTROLN. SIG.:
PCSEL
PCLOAD
(VRS V PC)
(RESET)
(PC ← 0)

PRIMER:
PC ← PC + 1
PCSEL = "PC + 1"
PCLOAD = 1




POMNI UKAZ

RAZDELI UKAZ NA POLJA



VHOD:



• DATABUS



IRLOAD
(UPIS V IR)


PRIMER: BRAUSE UKAZA (FETCH)

IRLOAD = 1
ADDRSEL = PC



potni tak. operand

VHOD:



PRIMERI:

JNEZ R1, LOOP

.BRANJE TAK.OP.

IMLOAD = 1

(potniko tak.op.,
ker je to skocni
naslov)


LI R0, IMMED

.Vpis tak.op. v R0

IMLOAD = 0


(pisano direktno
v REGISTER)

potniko
ni potrebuo




KONTROL.SIGNAL.

DATAWRITE




DATAWRITE
POMU.



PISANJE
V
POMU

DATASEL




PRIMER: SW R₀, IMMED

DATASEL = DREG

DATAWRITE = 1


ADDRESS = IMMED (NASLOV U POMU.)



1... AKTIVEN 1... VPIS
0... INAKTIVEN 0... BEAUJE



- Kako priključimo dve (ali več) naprav na vodilo?


- NEPOPOLOVO
AJASL.
DEKODIRANJE




FB - FrameBuffer

ponedeljek, 02. november 2020 17:55



$$\tau\tau\gamma$$


1. ... FISAADJE (AKTIVACIJAH)



→ NALOGA: • REVENDBA UKAZOV

VSAK UKAZ PO VSEH ELEMENTARNIH KORAKIH



1 ELEMENT, KORAK = 1 μ -UKAZ

→ MORA DOLOČITI:

- STANJE KONTROLNIH SIGNALOV
- NASLEDNJI μ -UKAZ


VHODI: • UKAZ (IP)
• ZASTAVKE (ALE)

IZHODI: VSI KONTROLNI SIGNALI



SESTAVA KE:

• μPC → DOLOČA NASLOV μ -UKAZA




• 2 KONTROLNA POTNILNIKA

- 32-BITNI "CONTROL ROM" → DOLOČA STANJE KONTROLSIGNALOV (23x) 1 POTN. BES. → 1 μ UKAZ (KONTROLNI SIGNALI)



16-BITNI "DECISION ROM" → NASL. μ -UKAZ

→ DOLOČA NASLOV NASL. μ -UKAZA



PRIMERI:

T F

(5, 5) ... BREZPOG. SKOK

8b	8b
T: 8	F: 8

PRIMER A:

T F

(5, 5) ... BREZPOG.SKOL

(5, 4) ... T: $\mu PC \leftarrow 5$, F: $\mu PC \leftarrow 4$

PRIMER A ZA ICE:

① OPCODE JUMP:

↑
• INDEXSEL = 1

• $\mu PC \leftarrow \text{NASLOV NASL. MUZLAZA}$
(2 + OPCODE)
↓
 μPC

LABEL1


↓

② IF Z THEN PCINC2
ELSE JUMP

• COND = Z (2)

• DECISION ROM


PCINC2	JUMP
T	F



OBIČAJEN KONCEPT
OPISOVANJA KE

RAZVIDNA IZVEDBA
UKAZOV

OSNOVA OPTIMIZACIJE



KOMENTAR

. Mikroukaz : (63: addrsel=pc dwrite=1 regsrc=databus, goto pcincr)

VERTICA

- OP, KODA
- LOG. OZNAKA

NASC. N-VK Z:

PRAZDO NASLEDUJ - UKAZ

• "GOTO OZNAKA" V VRSTICO "OZNAKA"

• IF (POGO) THEN DZWAQA 1
 COWD ↑ ELSE DZWAQA 2"


- "IF POGOS THEN DENAKA"

• "OPCODE_JUMP" → SKOK NA 2+OPCODE
(SAMO 16/0KAZ) ✓


RAZPORED MUKAZOV V KOUTZ. POMN.

OP. KOD	Naslov	Vsebina
	0	BRAUSE UKAZA
	1	PC ← PC + 1, OPCODE_JUMP
0...127	2-129	PRVI 128 UKAZI ZA VSEH 128 MOZNIH STROJNIH UKAZOV
	130+ 0x82+	VSI PREOSTALI UKAZI

0..127




`.\MICRO_ASSEMBLER.EXE` `BASIC_MICROCODE.DEF` $\begin{matrix} \rightarrow \text{UCONTROL.POM} \\ \rightarrow \text{UDECISION.POM} \end{matrix}$ } \rightarrow VMMMO



4-ZBIRV

μ-ΝΑΞΟΥ (ΔΙΕΥΚΛΩΣ)



■ Primer (testni):

```

main:  li    r0, 0           # r0 is the running sum
       li    r1, 100        # r1 is the counter
       li    r2, -1         # Used to decrement r1
loop:  add    r0, r0, r1     # r0 = r0 + r1
       add    r1, r1, r2     # r1--
       jnez   r1, loop      # loop if r1 != 0
inf:   sw     r0, 256        # Save the result
       jnez   r2, inf        # loop if r1 != 0 -> loop forever

```

PROGRAM
ZBIRNIK

OPK

0000: 00007e00 0111111000000000	main: li r0, 0
0001: 00000000 0000000000000000	li r1, 100
0002: 00007e01 0111111000000001	li r2, -1
0003: 00000064 000000001100100	loop: add r0, r0, r1
0004: 00007e02 0111111000000010	add r1, r1, r2
0005: 0000ffff 1111111111111111	jnez r1, loop
0006: 00000040 0000000010000000	sw r0, 256
0007: 00000089 0000000010001001	inf: jnez r2, inf
0008: 00005008 0101000000001000	
0009: 00000006 0000000000000110	
000a: 00008200 1000001000000000	
000b: 00000100 0000000100000000	
000c: 00005010 0101000000001000	
000d: 0000000c 00000000000001100	

↑ NAKLOPI
↑ HEX
↑ BIN
RAM POMNI.

.\ASSEMBLER.EXE IME.S → IME.RAM

Zbirnik – primeri ukazov

rdeče: trenutno že implementirani ukazi v modelu MiMo v04b.

assembler.pl (zbirnik), list_of_instructions.txt (dokumentacija):

- ☐ add Rd, Rs, Rt (0) Rd <- Rs + Rt, PC <- PC + 1
- ☐ sub Rd, Rs, Rt (1) Rd <- Rs - Rt, PC <- PC + 1
- ☐ ...
- ☐ jeqz Rs, immed (39) if Rs == 0, PC <- immed else PC <- PC + 2
- ☐ jnez Rs, immed (40) if Rs != 0, PC <- immed else PC <- PC + 2
- ☐ ...
- ☐ beq Rs, Rt, immed (46) if Rs == Rt, PC <- PC + immed else PC <- PC + 2
- ☐ bne Rs, Rt, immed (47) if Rs != Rt, PC <- PC + immed else PC <- PC + 2
- ☐ ...
- ☐ li Rd, immed (63) Rd <- immed, PC <- PC + 2
- ☐ sw Rd, immed (65) M[immed] <- Rd, PC <- PC + 2
- ☐ ...
- ☐ lw Rd, immed (64) Rd <- M[immed], PC <- PC + 2
- ☐ lwi Rd, Rs, immed (66) Rd <- M[Rs+immed], PC <- PC + 2
- ☐ swi Rd, Rs, immed (67) M[Rs+immed] <- Rd, PC <- PC + 2

OPKODA

OPIS

3.2.6 Mikroprogramirana vs trdoožičena CPE

ponedeljek, 09. november 2020 22:01

```
datoteka basic_microcode.def
fetch:  addrsel=pc irload=1          # Address=PC, Load IR register
        pload=1 pcisel=pc, opcode_jump # PC=PC+1, jump to 2+OPC

# ALU operation '+' on Rd,Rs,Rt
0:      aluop=add op2sel=treg dwrite=1 regsrc=aluout, goto fetch





# JNEZ Rs,immed
40:     addrsel=pc imload=1
        aluop=sub op2sel=const0, if z then pcincr else jump

# II Rd,immed
63:     addrsel=pc dwrite=1 regsrc=databus, goto pcincr

# Rd->M[immed]
65:     addrsel=pc imload=1
        addrsel=immed datawrite=1 datasel=dreg, goto pcincr

pcincr: pload=1 pcisel=pc, goto fetch
jump:   pload=1 pcisel=immed, goto fetch
```

- Elementarni koraki:
- 0 .. Branje ukaza -> IR
 - 1 .. Format 2: branje operanda
 - Format 1: nop
 - 2 .. Vse operacije :
 - ALE, skok, reg.write, R/W from Mem



irbit7:
0 .. 8-bitni ukaz (1bajt)
1 .. 16-bitni ukaz (2 bajta)

